Skip to content
EntityQ590170· pop 12· linked from 219 articles

clock gating

Sign in to save

technique used in synchronous circuits for reducing dynamic power dissipation, by adding more logic to a circuit to prune the clock tree (disabling portions of the circuitry so that the flip-flops in them do not have to switch states)

Wikidata facts

Image
Gated clk1.png
Show 1 more fact
Commons category
Clock gating
Sources (2)

via Wikidata · CC0

Connections

Categories